

## **General Description**

The MAX7426/MAX7427 5th-order, lowpass, elliptic, switched-capacitor filters (SCFs) operate from a single +5V (MAX7426) or +3V (MAX7427) supply. The devices draw only 0.8mA of supply current and allow corner frequencies from 1Hz to 12kHz, making them ideal for low-power post-DAC filtering and anti-aliasing applications. They can be put into a low-power mode, reducing supply current to 0.2µA.

Two clocking options are available: self-clocking (through the use of an external capacitor) or external clocking for tighter cutoff-frequency control. An offset-adjust pin allows for adjustment of the DC output level.

The MAX7426/MAX7427 deliver 37dB of stopband rejection and a sharp rolloff with a transition ratio of 1.25. Their fixed response limits the design task to selecting a clock frequency.

### **Applications**

ADC Anti-Aliasing CT2 Base Stations Post-DAC Filtering Speech Processing

#### **Selector Guide**

PART	TRANSITION RATIO	OPERATING VOLTAGE (V)
MAX7426	r = 1.25	+5
MAX7427	r = 1.25	+3


### **Features**

- ♦ 5th-Order, Elliptic Lowpass Filters
- ♦ Low Noise and Distortion: -80dB THD + Noise
- ♦ Clock-Tunable Corner Frequency (1Hz to 12kHz)
- ♦ Single-Supply Operation
  - +5V (MAX7426)
  - +3V (MAX7427)
- **♦ Low Power** 
  - 0.8mA (Operating Mode)
  - 0.2µA (Shutdown Mode)
- ♦ Available in 8-Pin µMAX/PDIP Packages
- ♦ Low Output Offset: ±4mV


## **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE
MAX7426CUA	0°C to +70°C	8 µMAX
MAX7426CPA	0°C to +70°C	8 Plastic DIP
MAX7426EUA	-40°C to +85°C	8 µMAX
MAX7426EPA	-40°C to +85°C	8 Plastic DIP
MAX7427CUA	0°C to +70°C	8 µMAX
MAX7427CPA	0°C to +70°C	8 Plastic DIP
MAX7427EUA	-40°C to +85°C	8 µMAX
MAX7427EPA	-40°C to +85°C	8 Plastic DIP

## Typical Operating Circuit



## Pin Configuration



MIXIM

Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND0.3V to +6V
IN, OUT, COM, OS, CLK, SHDN0.3V to (V <sub>DD</sub> + 0.3V)
OUT Short-Circuit Duration1s
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
8-Pin µMAX (derate 4.1mW/°C above +70°C)330mW
8-Pin PDIP (derate 6.90mW/°C above +70°C)552mW

Operating Temperature Ranges	
MAX742 _C_A	0°C to +70°C
MAX742 _E_A	40°C to +85°C
Storage Temperature Range	65°C to +160°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS—MAX7426**

 $(V_{DD} = +5V, filter output measured at OUT, 10k\Omega II 50pF load to GND at OUT, $\overline{SHDN} = V_{DD}, OS = COM, 0.1 \mu F from COM to GND, f_{CLK} = 100kHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
FILTER			<u> </u>				
Corner-Frequency Range	fC	(Note 1)	(	0.001 to	9	kHz	
Clock-to-Corner Ratio	fclk/fc			100:1			
Clock-to-Corner Tempco				10		ppm/°C	
Output Voltage Range			0.25		V <sub>DD</sub> - 0.25	V	
Output Offset Voltage	Voffset	$V_{IN} = V_{COM} = V_{DD} / 2$		±4	±25	mV	
DC Insertion Gain with Output Offset Removed		V <sub>COM</sub> = V <sub>DD</sub> / 2 (Note 2)	0	0.2	0.4	dB	
Total Harmonic Distortion plus Noise	THD+N	f <sub>IN</sub> = 200Hz, V <sub>IN</sub> = 4Vp-p, measurement bandwidth = 22kHz		-81		dB	
Offset Voltage Gain	Aos	OS to OUT		+1		V/V	
COM Valtaga Danga	1 Voltage Range V <sub>COM</sub>	Input, COM externally driven	V <sub>DD</sub> - 0.5	<u>V<sub>DD</sub></u>	$\frac{V_{DD}}{2} + 0.5$	V	
COM Vollage hange		Output, COM internally driven	V <sub>DD</sub> - 0.2	V <sub>DD</sub>	$\frac{V_{DD}}{2} + 0.2$		
Input Voltage Range at OS	Vos	Measured with respect to COM		±0.1		V	
Input Resistance at COM	Rcom		90	130		kΩ	
Clock Feedthrough		T <sub>A</sub> = +25°C		5		mVp-p	
Resistive Output Load Drive	RL		10	1		kΩ	
Maximum Capacitive Load at OUT	CL		50	500		рF	
Input Leakage Current at COM		SHDN = GND, V <sub>COM</sub> = 0 to V <sub>DD</sub>		±0.2	±10	μΑ	
Input Leakage Current at OS		V <sub>OS</sub> = 0 to V <sub>DD</sub>		±0.2	±10	μΑ	
CLOCK	<u> </u>						
Internal Oscillator Frequency	fosc	Cosc = 1000pF (Note 3)	13.5	17.5	21.5	kHz	
Clock Output Current (internal oscillator mode)	ICLK			±8	±12.5	μΑ	
Clock Input High	VIH		4.5			V	
Clock Input Low	VIL				0.5	V	

MIXIM

## **ELECTRICAL CHARACTERISTICS—MAX7426 (continued)**

 $(V_{DD} = +5V, filter output measured at OUT, 10k\Omega | I 50pF load to GND at OUT, <math>\overline{SHDN} = V_{DD}$ , OS = COM, 0.1µF from COM to GND, fCLK = 100kHz, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER REQUIREMENTS			•			
Supply Voltage	$V_{DD}$		4.5		5.5	V
Supply Current	I <sub>DD</sub>	Operating mode, no load		0.8	1.0	mA
Shutdown Current	ISHDN	SHDN = GND		0.2	1	μΑ
Power-Supply Rejection Ratio	PSRR	Measured at DC		70		dB
SHUTDOWN			•			
SHDN Input High	V <sub>SDH</sub>		4.5			V
SHDN Input Low	V <sub>SDL</sub>				0.5	V
SHDN Input Leakage Current		$V_{\overline{SHDN}} = 0$ to $V_{DD}$		±0.2	±10	μΑ

#### **ELECTRICAL CHARACTERISTICS—MAX7427**

 $(V_{DD}=+3V, filter\ output\ measured\ at\ OUT\ pin,\ 10k\Omega\ II\ 50pF\ load\ to\ GND\ at\ OUT,\ \overline{SHDN}=V_{DD},\ OS=COM,\ 0.1\mu F\ from\ COM\ to\ GND,\ f_{CLK}=100kHz,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
FILTER CHARACTERISTICS						
Corner-Frequency Range	fC	(Note 1)	C	.001 to	12	kHz
Clock-to-Corner Ratio	fCLK/fC			100:1		
Clock-to-Corner Tempco				10		ppm/°C
Output Voltage Range			0.25		V <sub>DD</sub> - 0.25	V
Output Offset Voltage	Voffset	$V_{IN} = V_{COM} = V_{DD} / 2$		±4	±25	mV
DC Insertion Gain with Output Offset Removed		V <sub>COM</sub> = V <sub>DD</sub> / 2 (Note 2)	0	0.2	0.4	dB
Total Harmonic Distortion plus Noise	THD+N	f <sub>IN</sub> = 200Hz, V <sub>IN</sub> = 2.5Vp-p, measurement bandwidth = 22kHz		-79		dB
Offset Voltage Gain	Aos	OS to OUT		+1		V/V
COM Voltage Range	Vсом		V <sub>DD</sub> - 0.1	<u>V<sub>DD</sub></u> 2	$\frac{V_{DD}}{2} + 0.1$	V
Input Voltage Range at OS	Vos	Measured with respect to COM		±0.1		V
Input Resistance at COM	Rcom		90	130		kΩ
Clock Feedthrough		T <sub>A</sub> = +25°C		3		mVp-p
Resistance Output Load Drive	RL		10	1		kΩ
Maximum Capacitive Load at OUT	CL		50	500		pF
Input Leakage Current at COM		SHDN = GND, V <sub>COM</sub> = 0 to V <sub>DD</sub>		±0.2	±10	μΑ
Input Leakage Current at OS		$V_{OS} = 0$ to $V_{DD}$		±0.2	±10	μΑ



## **ELECTRICAL CHARACTERISTICS—MAX7427 (continued)**

 $(V_{DD}=+3V, filter\ output\ measured\ at\ OUT\ pin,\ 10k\Omega\ II\ 50pF\ load\ to\ GND\ at\ OUT,\ \overline{SHDN}=V_{DD},\ OS=COM,\ 0.1\mu F\ from\ COM\ to\ GND,\ f_{CLK}=100kHz,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CLOCK	•		'			
Internal Oscillator Frequency	fosc	Cosc = 1000pF (Note 3)	13.5	17.5	21.5	kHz
Clock Output Current (internal oscillator mode)		V <sub>CLK</sub> = 0 or 3V		±7.5	±12.5	μА
Clock Input High	VIH		2.5			V
Clock Input Low	VIL				0.5	V
POWER REQUIREMENTS			•			
Supply Voltage	V <sub>DD</sub>		2.7		3.6	V
Supply Current	I <sub>DD</sub>	Operating mode, no load		0.75	1.0	mA
Shutdown Current	ISHDN	SHDN = GND		0.2	1	μΑ
Power-Supply Rejection Ratio	PSRR	Measured at DC		70		dB
SHUTDOWN			•			
SHDN Input High	V <sub>SDH</sub>		2.5			V
SHDN Input Low	V <sub>SDL</sub>				0.5	V
SHDN Input Leakage Current		VSHDN = 0 to VDD		±0.2	±10	μA

## **ELLIPTIC FILTER CHARACTERISTICS (r = 1.25)**


 $(V_{DD} = +5V \text{ for MAX7426}, V_{DD} = +3V \text{ for MAX7427}, \text{ filter output measured at OUT, } 10k\Omega \text{ II } 50pF \text{ load to GND at OUT, } \overline{SHDN} = V_{DD}, V_{COM} = V_{OS} = V_{DD} / 2$ ,  $f_{CLK} = 100kHz$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 3)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	$f_{ N} = 0.38f_{C}$	-0.4	-0.2	0.4	
	$f_{IN} = 0.68f_{C}$	-0.4	0.2	0.4	
	$f_{IN} = 0.87f_{C}$	-0.4	-0.2	0.4	dB
Insertion Gain with DC Gain Error Removed	$f_{IN} = 0.97f_{C}$	-0.4	0.2	0.4	
(Note 4)	$f_{IN} = f_C$	-0.7	-0.2	0.2	T UB
(1.66.1)	$f_{IN} = 1.25f_{C}$		-38.5	-34	
	$f_{IN} = 1.43f_{C}$		-37.2	-35	
	f <sub>IN</sub> = 3.25f <sub>C</sub>		-37.2	-35	


- Note 1: The maximum f<sub>C</sub> is defined as the clock frequency f<sub>CLK</sub> = 100 × f<sub>C</sub> at which the peak SINAD drops to 68dB with a sinusoidal input at 0.2f<sub>C</sub>.
- Note 2: DC insertion gain is defined as  $\Delta V_{OUT} / \Delta V_{IN}$ .
- Note 3:  $f_{OSC}$  (kHz)  $\approx 17.5 \times 10^3 / C_{OSC}$  (Cosc in pF).
- Note 4: The input frequencies, f<sub>IN</sub>, are selected at the peaks and troughs of the ideal elliptic frequency responses.


## **Typical Operating Characteristics**


 $(V_{DD} = +5V \text{ for MAX7426}, V_{DD} = +3V \text{ for MAX7427}, f_{CLK} = 100kHz, \overline{SHDN} = V_{DD}, V_{COM} = V_{OS} = V_{DD} / 2, T_{A} = +25^{\circ}C, unless otherwise noted.)$ 












## Typical Operating Characteristics (continued)

 $(V_{DD} = +5V \text{ for MAX7426}, V_{DD} = +3V \text{ for MAX7427}, f_{CLK} = 100kHz, \overline{SHDN} = V_{DD}, V_{COM} = V_{OS} = V_{DD}/2, T_{A} = +25^{\circ}C, unless otherwise the contraction of th$ wise noted.)



-10 -20 -30 THD + NOISE (dB) -40 -50 -60 -70 -80 0 2 3 AMPLITUDE (Vp-p)

## TOTAL HARMONIC DISTORTION PLUS NOISE **vs. INPUT SIGNAL AMPLITUDE**





Table 1. THD + Noise Test Conditions

LABEL	f <sub>IN</sub> (Hz)	f <sub>C</sub> (kHz)	f <sub>CLK</sub> (kHz)	MEASUREMENT BANDWIDTH (kHz)
А	200	1	100	22
В	1k	5	500	80


MIXIM

## **Typical Operating Characteristics (continued)**

 $(V_{DD} = +5V \text{ for MAX7426}, V_{DD} = +3V \text{ for MAX7427}, f_{CLK} = 100kHz, \overline{SHDN} = V_{DD}, V_{COM} = V_{OS} = V_{DD} / 2, T_{A} = +25^{\circ}C, unless otherwise noted.)$ 



# INTERNAL OSCILLATOR FREQUENCY vs. SUPPLY VOLTAGE




#### 


TEMPERATURE (°C)

DC OFFSET VOLTAGE


# INTERNAL OSCILLATOR PERIOD vs. LARGE CAPACITANCE (IN nF)



# INTERNAL OSCILLATOR FREQUENCY vs. TEMPERATURE



# DC OFFSET VOLTAGE vs. Supply voltage



## **Pin Description**

PIN	NAME	FUNCTION
1	COM	Common Input Pin. Biased internally at midsupply. Bypass externally to GND with a 0.1µF capacitor. To override internal biasing, drive with an external supply.
2	IN	Filter Input
3	GND	Ground
4	V <sub>DD</sub>	Positive Supply Input, +5V for MAX7426 or +3V for MAX7427
5	OUT	Filter Output
6	OS	Offset Adjust Input. To adjust output offset, bias OS with a resistive voltage-divider between an external supply and ground. Connect OS to COM if no offset adjustment is needed.
7	SHDN	Shutdown Input. Drive low to enable shutdown mode; drive high or connect to V <sub>DD</sub> for normal operation.
8	CLK	Clock Input. Connect an external capacitor (Cosc) from CLK to GND to set the internal oscillator frequency. To override the internal oscillator, connect to an external clock.

## **Detailed Description**

The MAX7426/MAX7427 family of 5th-order, elliptic, lowpass filters provides sharp rolloff with good stopband rejection. All parts operate with a 100:1 clock-to-corner frequency ratio.

Most SCFs are designed with biquadratic sections. Each section implements two pole-zero pairs, and the sections can be cascaded to produce higher-order filters. The advantage to this approach is ease of design. However, this type of design is highly sensitive to component variations if any section's Q is high. The MAX7426/MAX7427 use an alternative approach, which is to emulate a passive network using switched-capacitor integrators with summing and scaling. The passive network may be synthesized using CAD programs or may be found in many filter books. Figure 1 shows a basic 5th-order ladder elliptic filter structure.

A switched-capacitor filter that emulates a passive ladder filter retains many of the same advantages. The component sensitivity of a passive ladder filter is low when compared to a cascaded biquadratic design, because each component affects the entire filter shape rather than a single pole-zero pair. In other words, a




Figure 1. 5th-Order Ladder Elliptic Filter Network

mismatched component in a biquadratic design has a concentrated error on its respective poles, while the same mismatch in a ladder filter design spreads its error over all poles.

### **Elliptic Characteristics**

Lowpass elliptic filters such as the MAX7426/MAX7427 provide the steepest possible rolloff with frequency of the four most common filter types (Butterworth, Bessel, Chebyshev, and elliptic). The high Q value of the poles near the passband edge combined with the stopband zeros allow for the sharp attenuation characteristic of elliptic filters, making these devices ideal for anti-aliasing and post-DAC filtering in single-supply systems (see the *Anti-Aliasing and Post-DAC Filtering* section).

In the frequency domain (Figure 2), the first transmission zero causes the filter's amplitude to drop to a minimum level. Beyond this zero, the response rises as the frequency increases until the next transmission zero. The stopband begins at the stopband frequency, fs. At frequencies above fs, the filter's gain does not exceed the gain at fs. The corner frequency, fc, is defined as the point where the filter output attenuation falls just below the passband ripple. The transition ratio (r) is defined as the ratio of the stopband frequency to the corner frequency:

$$r = fS / fC$$

The MAX7426/MAX7427 have a transition ratio of 1.25 and typically 37dB of stopband rejection.

# Clock Signal External Clock

These SCFs are designed for use with external clocks that have a 40% to 60% duty cycle. When using an external clock, drive the CLK pin with a CMOS gate




Figure 2. Elliptic Filter Response

powered from 0 to V<sub>DD</sub>. Varying the rate of the external clock adjusts the corner frequency of the filter:

$$f_C = \frac{f_{CLK}}{100}$$

#### Internal Clock

When using the internal oscillator, the capacitance (Cosc) on CLK determines the oscillator frequency:

$$f_{OSC}(kHz) = \frac{17.5 \times 10^3}{C_{OSC}(pF)}$$

Since Cosc is in the low picofarads, minimize the stray capacitance at CLK so that it does not affect the internal oscillator frequency. Varying the rate of the internal oscillator adjusts the filter's corner frequency by a 100:1 clock-to-corner frequency ratio. For example, an internal oscillator frequency of 100kHz produces a nominal corner frequency of 1kHz.

#### Input Impedance vs. Clock Frequencies

The MAX7426/MAX7427's input impedance is effectively that of a switched-capacitor resistor (see the following equation), and is inversely proportional to frequency. The input impedance values determined by the equation represent the average input impedance, since the input current is not continuous. As a rule, use a driver with an output resistance less than 10% of the filter's input impedance.




Figure 3. Offset Adjustment Circuit

Estimate the input impedance of the filter by using the following formula:

$$Z_{IN} = \frac{1}{f_{CLK} \times C_{IN}}$$

where  $f_{CLK} = clock$  frequency and  $C_{IN} = 1pF$ .

#### **Low-Power Shutdown Mode**

The MAX7426/MAX7427 have a shutdown mode that is activated by driving  $\overline{SHDN}$  low. In shutdown mode, the filter supply current reduces to 0.2µA, and the output of the filter becomes high impedance. For normal operation, drive  $\overline{SHDN}$  high or connect to Vpd.

# \_\_\_\_\_Applications Information Offset (OS) and Common-Mode (COM) Input Adjustment

COM sets the common-mode input voltage and is biased at midsupply with an internal resistor-divider. If the application does not require offset adjustment, connect OS to COM. For applications where offset adjustment is required, apply an external bias voltage through a resistor-divider network to OS, as shown in Figure 3. For applications that require DC level shifting, adjust OS with respect to COM. (**Note:** Do not leave OS unconnected.) The output voltage is represented by these equations:

$$V_{OUT} = (V_{IN} - V_{COM}) + V_{OS}$$
  
 $V_{COM} = \frac{V_{DD}}{2}$  (typical)

where (V<sub>IN</sub> - V<sub>COM</sub>) is lowpass filtered by the SCF and OS is added at the output stage. See the *Electrical* 




Figure 4. Dual-Supply Operation

Characteristics table for the input voltage range of COM and OS. Changing the voltage on COM or OS significantly from midsupply reduces the dynamic range.

#### **Power Supplies**

The MAX7426 operates from a single +5V supply, and the MAX7427 operates from a single +3V supply. Bypass V<sub>DD</sub> to GND with a 0.1µF capacitor. If dual supplies are required, connect COM to the system ground and GND to the negative supply. Figure 4 shows an example of dual-supply operation. Single-supply and dual-supply performance are equivalent.

For either <u>single</u>-supply or dual-supply operation, drive CLK and <u>SHDN</u> from GND (V- in dual-supply operation) to V<sub>DD</sub>. Use the MAX7427 for ±2.5, and use the MAX7426 for ±1.5V. For ±5V dual-supply applications, refer to the MAX291/MAX292/MAX295/MAX296 and MAX293/MAX294/MAX297 data sheets.

### **Input Signal Amplitude Range**

The optimal input signal range is determined by observing the voltage level at which the signal-to-noise plus distortion (SINAD) ratio is maximized for a given corner frequency. The *Typical Operating Characteristics* show the THD + Noise response as the input signal's peak-to-peak amplitude is varied.

#### Anti-Aliasing and Post-DAC Filtering

When using the MAX7426/MAX7427 for anti-aliasing or post-DAC filtering, synchronize the DAC (or ADC) and the filter clocks. If the clocks are not synchronized, beat frequencies may alias into the desired passband.

#### **Harmonic Distortion**

Harmonic distortion arises from nonlinearities within the filter. These nonlinearities generate harmonics when a pure sine wave is applied to the filter input. Table 2 lists typical harmonic distortion values with a  $10k\Omega$  load at  $T_A = +25$ °C.

### \_Chip Information


TRANSISTOR COUNT: 1457

PROCESS: BICMOS


**Table 2. Typical Harmonic Distortion** 

FILTER	fclk	f <sub>IN</sub> V <sub>IN</sub> (Vp-p)	TYPICAL HARMONIC DISTORTION (dB)					
FILTER	(kHz)		(Vp-p)	2nd	3rd	4th	5th	
MAX7426	500	1k	4	-71	-73	-90	-82	
IVIAA / 420	100	200		-88	-86	-92	-88	
MAX7427	500	1k	2	-87	-86	-90	-90	
IVIAA / 42 /	100	200	2	-90	-87	-90	-90	

## Package Information



## Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Analog Devices Inc.:

<u>MAX7426CPA+</u> <u>MAX7426CUA+</u> <u>MAX7426CUA+T</u> <u>MAX7426EUA+T</u> <u>MAX7427CPA+</u> <u>MAX7427CPA+</u> <u>MAX7427CUA+T</u> <u>MAX7427EUA+T</u> <u>MAX7427EUA+</u>